Docket No.: 8733.289.00 Application No.: 09/655,937

Group Art Unit: 2675 Page 2

In the Office Action, the Examiner rejected claims 1, 2, 4, 6, 8, 9, 11, and 20 under 35 U.S.C. § 102(e) as being anticipated by Shin (U.S. Pat. No. 6,323,836); rejected claims 3, 5, 7, 10, 12-19 and 21 under 35 U.S.C. § 103(a) as being unpatentable over Shin in view of Park (U.S. Pat. No. 6,040,828). The rejection of these claims is traversed and reconsideration of the claims is respectfully requested in view of the following remarks.

The rejection of claims 1, 2, 4, 6, 8, 9, 11, and 20 under 35 U.S.C. § 102(e) as being anticipated by Shin is traversed and reconsideration is respectfully requested.

Independent claim 1 is allowable over the cited art in that claim 1 recites a combination of elements including, for example, "a timing controller... for receiving a data clock inputted from the exterior thereof to output the data from the plurality of groups of said line memory to the driving circuit every period of the data clock...". None of the cited references including Shin, singly or in combination, teaches or suggest at least this feature of the claimed invention. Accordingly, Applicant respectfully submits that independent claim 1 and claims 2-7 and 12, which depend therefrom are allowable over the cited references.

Independent claim 8 is allowable over the cited art in that claim 8 recites a combination of elements including, for example, "a timing controller... for outputting the data in each of the groups to the driving circuit during each period of the first data clock". None of the cited references including Shin, singly or in combination, teaches or suggest at least this feature of the claimed invention. Accordingly, Applicant respectfully submits that independent claim 8 and claims 9-11, which depend therefrom are allowable over the cited references.

Independent claim 20 is allowable over the cited art in that claim 20 recites a combination of elements including, for example, "a data outputting step of outputting a Application No.: 09/655,937

Group Art Unit: 2675

Docket No.: 8733.289.00

Page 3

desired data unit from each of said groups at a different time during one period of the second data clock". None of the cited references including Shin, singly or in combination, teaches or suggest at least this feature of the claimed invention. Accordingly, Applicant respectfully submits that independent claim 20 and claim 21, which depends therefrom are allowable over the cited references.

The Examiner cites Shin as teaching "...a timing controller (220), being connected to the line memory (230) and the driving circuit (270), for receiving a data clock inputted from the exterior thereof to output the data from the plurality of groups of the line memory (230) to the driving circuit (270) every period of the data clock...". (Office Action at 3, page 3). Contrary to the Examiners' citation, Applicants respectfully submit, however, Shin does not disclose a timing controller outputting data every period of the data clock. For example, Applicants respectfully submit at column 5, lines 28-32, Shin teaches "driving circuit... includes a clock generator 200 having an input terminal for receiving a first clock signal CK1 and an output terminal for outputting a second clock signal CK2". Further, from column 5, line 56 - column 6, line 18 (with reference to Figure 8) Shin teaches "a first clock signal is applied. Then, the clock generator 200 produces the second clock signal CK2, the period of which is twice that of the first clock signal CK1: i.e., the clock speed of the second clock signal CK2 is half that of the first clock signal CK1. According to the first clock signal CK1, the first odd data (video signal)d1 is stored in the odd memory 230a and the first even data (video signal)d2 is stored in the even memory 230b. According to the second clock signal CK2, the first odd data d1 and the first even data d2 are sent to the first odd data driver IC 240 and the first even data driver IC 250, respectively. At that time, the second odd data d3 is stored to the odd memory 230a, and the second even data d4 is stored to the even memory

Application No.: 09/655,937 Docket No.: 8733.289.00

Group Art Unit: 2675

Page 4

and the input of the second pair of data (d3 and d4) are performed at the same time. ...After the line data on the one-page data are latched at all the data driver ICs, all the latched data are sent to the data lines at one time". Referring to Figure 7 of Shin, the "data clock" inputted from the exterior of the "timing controller (220)" corresponds to the first clock signal CK1 described above by Shin. Referring to Figure 8 of Shin, the "data from the plurality of groups" is not outputted every period of the "data clock" rather, the "data from the plurality of groups" is outputted every other period of the "data clock".

The rejection of claims 3, 5, 7, 10, 12-19, and 21 under 35 U.S.C. § 103(a) as being unpatentable over <u>Shin</u> in view of <u>Park</u> is traversed and reconsideration is respectfully requested.

Applicants respectfully submit claims 3, 5, 7, 10, 12-19, and 21 are allowable over the cited references in that Shin is not prior art under 35 U.S.C. § 103(c). In particular, the present Application was filed after November 29, 1999. The present Application (i.e., Application Serial No. 09/655,937) and Shin were, at the time the invention of Application Serial No. 09/655,937 was made, at least owned by and/or subject to an obligation of assignment to the same organization.

Moreover, even if <u>Shin</u> were considered to be prior art, <u>Shin</u> in view of <u>Park</u> would still fail to establish a *prima facie* case of obviousness under 35 U.S.C. § 103 over claims 3, 5, 7, 10, 12-19, and 21 of the present Application. In other words, none of the cited references, singly or in combination, teaches or suggests the combination of features in the claimed invention.

Application No.: 09/655,937 Docket No.: 8733.289.00

Group Art Unit: 2675 Page 5

For example, claims 3, 5, 7, and 12 include all of the limitations of claim 1, as discussed above, and Shin fails to teach or suggest at least these features of independent claim 1 as recited above. Similarly, Park fails to cure the deficiencies of Shin. Accordingly, Applicants respectfully submit that the Examiner has not established a *prima facie* case of obviousness regarding claims 3, 5, 7, and 12 in view of claim 1, as above.

Claim 10 includes all of the limitations of claim 8, as discussed above, and Shin fails to teach or suggest at least these features of independent claim 8 as recited above. Similarly, Park fails to cure the deficiencies of Shin. Accordingly, Applicants respectfully submit that the Examiner has not established a *prima facie* case of obviousness regarding claim 10 in view of claim 10, as above.

Independent claim 13 is allowable over the cited art in that claim 13 recites a combination of elements including, for example, "a timing controller... for outputting the two pixel data in each of the groups to the driving circuit during each period of the first data clock". None of the cited references including Shin or Park, singly or in combination, teaches or suggest at least this feature of the claimed invention. Accordingly, Applicant respectfully submits that independent claim 13 and claims 14-17, which depend therefrom are allowable over the cited references. Similar arguments presented above with respect to claims 1, 8, and 20 are also applicable to claim 13.

Independent claim 18 is allowable over the cited art in that claim 18 recites a combination of elements including, for example, "a timing controller... to output each one pixel data to the driving circuit at a desired time interval during one period of the data clock". None of the cited references including Shin or Park, singly or in combination, teaches or suggest at least this feature of the claimed invention. Accordingly, Applicant respectfully

Application No.: 09/655,937

Group Art Unit: 2675

Docket No.: 8733.289.00

Page 6

submits that independent claim 18 and claim 19, which depends therefrom are allowable over

the cited references. Similar arguments presented above with respect to claims 1, 8, and 20

are also applicable to claim 18.

Claim 21 includes all of the limitations of claim 20, as discussed above, and Shin fails

to teach or suggest at least these features of independent claim 20 as recited above. Similarly,

Park fails to cure the deficiencies of Shin. Accordingly, Applicants respectfully submit that

the Examiner has not established a prima facie case of obviousness regarding claim 21 in

view of claim 20, as above.

Applicants believe the application in condition for allowance and early, favorable

action is respectfully solicited. Should the Examiner deem that a telephone conference would

further the prosecution of this application, the Examiner is invited to call the undersigned

attorney at (202) 496-7500.

If these papers are not considered timely filed by the Patent and Trademark Office,

then a petition is hereby made under 37 C.F.R. §1.136. Please credit any overpayment to

By

deposit Account No. 50-0911.

Respectfully submitted,

MCKENNA LONG & ALDRIDGE, LLP

Date: July 29, 2002

Kurt M. Eaton

Registration No: P-51,640

Rebecca Goldman Rudich

Registration No: 41,876

1900 K Street, N.W.

Washington, D.C. 20006

Telephone No.: (202) 496-7500

Facsimile No.: (202) 496-7756

